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Abstract: A high-frequency fully differential CMOS operational transconductance amplifier (OTA) is 
presented for continuous-time filter applications in the megahertz range. The proposed design 
technique combines a linear cross-coupled quad input stage with an enhanced folded-cascode circuit 
to increase the output resistance of the amplifier. SPICE simulations show that DC-gain enhancement 
can be obtained without significant bandwidth limitation. The two-input OTA developed is used in 
hgh-frequency tuneable filter design based on IFLF and LC ladder simulation structures. Simulated 
results of parameters and characteristics of the OTA and filters in a standard 1 . 2 ~  CMOS process 
(MOSIS) are presented. A tuning circuit is also discussed. 
1 Introduction 
Continuous-time integrated filters have received substantial 
attention for high-frequency applications such as read 
channels in hard disc-drive systems, digital video, RF/IF 
filters, etc. Several integrated analogue filters with mega- 
hertz operation frequencies have been successfully imple- 
mented using the continuous-time transconductor-capacitor 
(Gm-C) technique [ 1-51, 
The design of hgh-frequency Gm-C filters requires high- 
performance OTAs. One of the standard techniques to 
improve the CMRR, PSRR and dynamic range of ana- 
logue integrated filters is to use fully differential structures 
[6, 71. Many OTAs suitable for such applications have been 
reported in recent years [2-5, 8-10]. 
The integrator is the main building block of active filters. 
One of the major problems in high-frequency applications 
is the phase error of the integrator [4, 91. To keep the phase 
as close as possible to -90”, a wideband OTA with s u s -  
ciently high DC gain is required. If this can be achieved the 
Q-tuning circuit for filters will not be required. 
In this paper a novel CMOS fully differential OTA with 
high DC gain and wide bandwidth is presented. The two- 
input structure is especially useful in filter design [l ,  10-121, 
allowing to reduce the number of active components and 
the chp area. The proposed circuit was designed and simu- 
lated using a standard 1 . 2 ~  AMI ABN CMOS process. 
Application examples of filter design are also given together 
with a tuning system. 
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2 Two-input OTA circuit description 
The proposed design technique combines the cross-coupled 
quad input stage [5, 8-10] with the enhanced folded- 
cascode circuit [I 3-1 51 to increase the output resistance of 
the amplifier. The input stage consisting of transistors 
Mla-M4a and M l b M 4 b  in Fig. 1 is in fact a linear V-I 
converter. Using the standard square-law model for MOS 
transistors in their saturation region, the differential output 
current I,,/ can be expressed as 
where k, = 0.5puCu,( WIL) is the transconductance parame- 
ter (p,,, CO,. W and L are the mobility, oxide capacitance 
per unit area, and channel width and length, respectively), 
VB is the voltage of the floating voltage source connected 
between points CR1 and CR2, and Kh = (Ka+ - Ka-), V,, 
= (Vib+ - Kb_) are the differential input voltages. It was 
assumed that the transistors Mla-M4a and M l b M 4 b  
have the same dimensions W and L. This circuit can be 
considered as two identical transconductance stages with 
output nodes connected in parallel and exlubits a perfectly 
linear transconductance of value g, = k,VE The V-I con- 
verter is tuneable by varying bias voltage V,, its detailed 
analysis being reported in [8, 91. As shown in Fig. 2 the 
control of the voltage V, is achieved by varying the direct 
current I C -  A similar floating voltage source of low output 
resistance was also described in [5, 8, 91. 
The output stage employs an enhanced folded-cascode 
circuit and is composed of transistors M5-M 12. Transis- 
tors MI17 and MI18 form the improved cascode current 
mirror. Since negative current-shunt feedback is used, the 
output resistance looking into the drains of M5M6 is 
increased. Applying small-signal analysis and neglecting the 
body effect, the simplified expression for one of the two 
identical branches is given as 
Td5  = Tdtj = LTdgIITv--I 4- T d s 5 ( 1  -k gm5TdgIlrv-I)l 
x (1 + g m 7 T d s 7 )  
( 2 )  
where r ,  = rdsl + rdfl( 1 + gm9rhl I ) is the output resistance 
of cascodes M9, M11 and M10, M12, and rv-I is the 
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Fig.2 noatkg voltage source V, 
parallel connection of drain-source resistance rds of the 
transistors Mla, Mlb, M4a, M4b or M2a, M2b, M3a, 
M3b. To calculate the overall differential output resistance 
rout of the OTA in Fig. 1, the connection of p-channel tran- 
sistors MI7, MI8, MI9, M110, MI11 and MI12 forming a 
tripled-cascode circuit has to be taken into account. As a 
result, the output resistance rout can be written as 
T o u t  = 2 . (Td5 I I  [%I7 + (1 + gm17Tds17) 
X ( T d s l 8  -t T d s l 9  + g m l 8 T d s l R T d s l 9 ) ]  } 
(3) 
AdDC gmrout (4) 
Thus the DC gain for both input pairs is determined as 
14 
As shown in [15], DC gain enhancement by current feed- 
back in the output cascode has no significant effect on the 
high-frequency response. The common-mode voltage at the 
output nodes is stabilised by the typical common-mode 
feedback loop shown in Fig. 3 [7]. The desired value is 
2SV, i.e. a half of the power supply voltage VDD. 
Fig. 3 Common-mo&@edback amplfir 
3 Second-order effects 
Mobility reduction, body effects and channel length modu- 
lation can cause distortion in the linear transfer function in 
eqn. 1. An analysis of the influence of second-order effects 
on a smilar transconductance stage has been reported in 
[9]. The input stage remains linear if the following scaling 
condition is fulfilled: 
h'la,lb,2a,2b - 
K3a,3b,4a,4b 
[@(vq + VTla,lb,2a,2b) - 1i4 
[e(vq + V B  + VT3~,3b,4a,4b) -
(5) 
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where The simulated transconductance gm as a function of tun- 
ing current ZCF and input voltage V,, is presented in 
Fig. 4. The differential voltage V,, is assumed to be equal 
to zero. Similarly, identical characteristics can be obtained 
for the function of g,,, against IcF and V,, with V,, = 0. 
Connecting the two input pairs together doubles the 
transconductance acheved. As can be seen from Fig. 4 the 
allowed input voltage amplitude range is limited to 0.5V. 
Fig. 5 shows the OTA short-circuit frequency response. 
The 3-dB frequency is placed in the GHz region so the 
OTA can be applied to high-frequency signal processing. 
The Gm-C integrator was simulated with the load capaci- 
tance of value 1 pF connected differentially. The results are 
given in Fig. 6. The maximum frequency of the integrator 
at which the phase error is less then 1 degree, is about 
85MHz. The very high DC gain is another advantage 
which makes the circuit very useful in systems without 
Q-tuning. 
v V P  + VQ 
2 4 -  
where K,, to hh are the transconductance parameters of 
transistors Mla to M4b, 8 is the coeficient of the effect of 
the electric field on the mobility, Tox is the gate oxide 
thickness, ECR is the critical field, VBs,, is the bulk-source 
voltage of transistor M,, VT, is the threshold voltage, V ,  is 
the threshold voltage for V,, = 0, y is the bulk threshold 
parameter, is the strong inversion surface potential, and 
V, and VQ are the source-gate voltages of Mla  (M1 b) and 
M2a (M2b), respectively. Because the condition in eqn. 5 is 
a function of tuning voltage V,, the scaling is possible only 
for a given transconductance g, of the OTA. 
The channel length modulation effect of transistors Mla 
to M4b can be neglected owing to the application of cur- 
rent-shunt feedback in the output stage. 
4 Simulation results 
The OTA was simulated using SPICE level 3 transistor 
models for 1 . 2 ~  AMI ABN CMOS process. The bias 
current flowing through the input stage is equal to 340fl. 
All p- and n-channel transistors have their bulks connected 
to VDD and GND, respectively. The main parameters of 
the OTA obtained from the simulation are presented in 
Table 1. As can be seen, the transconductance may be 
tuned by a decade. Implementation of the enhanced folded 
cascode in the output stage results in an increase of output 
resistance by 11 times, which increases the DC voltage gain 
significantly. The worst-case PSRR and worst-case CMRR 
were simulated assuming equal 1% mismatches in all 
transconductance parameters k, and kp, as well as in all 
threshold voltages VT, and VTp of MOS devices. 
Table 1: Simulated results of OTA 
Parameter Va I ue @ VDD = 5 V 
Transconductance range 5-50p.S for lcF9-70pA 
DC voltage gain 50-70dB for I ~ ~ 9 - 7 0 p A  
THD at IOMHz, with vd = 0.5V (magnitude) < -47.1 dB for lp9-70pA 
CMRR > 46dB 
PSRR > 62dB 
Equivalent input capacitance Cjn 0.048pF 
Equivalent output capacitance Gout 0.033pF 
Power consumption 7.65mW 
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5 Filter examples 
A tuneable 40MHz third-order elliptic filter was designed 
and simulated using the OTA. The normalised passive pro- 
totype and the corresponding active implementation are 
given in Figs. 7 and 8, respectively. The input OTA has two 
times the transconductance to compensate for the 6dB loss 
in passband. It can be seen that in every node two or four 
OTA stages share a capacitor. A realisation based on two- 
input OTAs results in the number of active elements two 
times lower. 
0.2016 
I I  
0.9626 
I I I I I T  
I I I I I &  
Vin/lR L,.2030 1.2030 : Ivout 
Fig. 7 RLCprototype of third-order ell@tic$lter 
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~~~~~ 
Fig. 8 Low-pas acrive implementation of third-order elliptic filter based on two-input OTA 
Having in mind the accuracy of filter characteristics and 
the chip area, both extra and parasitic capacitances must be 
taken into account while designing a filter in the megahertz 
range. Fortunately in the filter structure considered, all 
input and output OTA capacitances and some extra capac- 
itances sum which gives the following values of elements: 
C, 
C, = C,' = 638fF ~ 2(2Cin + Col,,) = 380fF 
C1' = 638fF - 2(2C,n + 2C0,,) = 314fF 
C, = C,l = 5llfF-2(2C,, + Co,J = 253fF 
Cz = Ci  115fF. 
Although the filter is designed to a particular frequency, it 
is possible to tune the cut-off frequency by varying IcF in a 
wide range from 4 to 40MHz. High attenuation at trans- 
mission zeros is achieved owing to the excellent OTA out- 
put resistance, Fig. 9. An attenuation of the RLC 
prototype in the stopband of 28dB is achieved in active 
implementation. 
10- 
0 
m 
9 
0 -10-  
C 
0 
- 80 
1.0 3.0 10 30 100 300 
frequency, MHz 
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Fig. 10 Block duigm of IFLF low-pass filter 
The two-input OTA has also been used to design a sev- 
enth-order IFLF low-pass filter. The topology of the filter 
is presented in Fig. 10. blocks are either integrators or 
biquad circuits and4 are feedback coefficients whch deter- 
mine the denominator of the transfer function. In general, 
there is a simple way to introduce gain-boost real-axis zeros 
or any desired transmission zeros to the transfer function 
by adding feedfonvard branches from the input to the sum- 
ming nodes [l, 1&12]. 
The designed filter is based on the diagram in Fig. 11. 
Symbols 2x and 4x mean 2 or 4 unit OTAs connected in 
parallel. The cut-off frequency has been chosen to be 
4MHz. With transconductance equal to SO@ at IcF = 
7 0 d ,  the following values of capacitors can be obtained: 
C1 = CI' = 12.64pF ~ 2(C0,, + C,> = 12.48pF 
Cz = Cz' 1 5.86pF ~ 2(C0,, + C,) = 5.7pF 
C, = C,' = 3.62pF - 2(C0,, + C;J = 3.46pF 
C, = C,l = 2.39pF - 2(C0,, + C;J = 2.23pF 
Cj = Cj' = 1.71pF - 2(Co,, + 2CiJ = 1.45pF 
C, = C,l = 2.12pF - 2(2C0,, + 4C;J = 1.6pF 
C, = C,' = 3.04pF - 2(4C,,, + 1 1 Gin) = 1.72pF. 
In the range of bias current ZcF of the OTAs the cut-off 
frequency of the fdter varies ten times, as can be seen from 
Fig. 12. 
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Simulated frequency respomr of seventh-order IFLF l o w - p s  filter 
6 Tuning system 
Owing to process parameter variations, thermal effects and 
mismatches the tuning system is of great importance. The 
most common way to tune a continuous-time Gm-C circuit 
is a master-slave structure [3, 41. This approach assumes a 
good match between the master and slave OTAs. The pro- 
posed tuning circuit consists of blocks shown in Fig. 13. 
T h s  is a typical phase-locked loop (PLL) with an on-chp 
loop filter, thus no external components are required. The 
Fig. 11 Srvmth-order IFLFlow-pas filter basedon two-inpt OTA 
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open-loop transfer function of the PLL is written as 
where KpD is the phase comparator gain, Kxs)  represents 
the low-pass filter transfer function and Kvco is the oscilla- 
tor gain. Kvco is divided by s because the frequency of the 
VCO output is converted to phase at the input of the phase 
comparator. 
The phase detector subcircuit is in fact a phase-fre- 
quency one with two edge-triggered D-type flip-flops and a 
three-state output stage. By using current sources as the 
charge pump the dead zone could be reduced to zero. The 
PLL loop filter is of the lag-lead type, where the charge 
pump works as an active part. The transfer function of this 
block can be expressed as 
is the transconductance of the charge pump, which is 
equal to ICp/2x, i.e. 8nS. A simple RC fdter can result in a 
very small phase margin. If a zero associated with time 
constant z2 is introduced to the filter the phase margin of 
the PLL can be increased to a desired value, for example, 
60°, avoiding instability. Adding C, improves the attenua- 
tion of the current spikes from the phase detector. Since a 
typical ratio of CR/Cfl is about 0.1, C,, can be realised as 
a floating capacitor between poly1 and poly2, and CR as a 
parasitic one to the substrate. RF represents the resistance 
equivalent to the connection of several transistors polarised 
by a certain current. The lock range for this type of phase 
detector is equal to the capture range and is independent of 
the low-pass filter. 
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The connection of the tuneable Gm-C integrator based 
on the same OTA as those inside the filter and the compa- 
rator with hysteresis builds the VCO. Reference voltages 
Vcp+ and VCP are generated internally. Increasing or 
decreasing the slope of the triangle voltage at the integra- 
tor's output can compensate for the changes of compara- 
tor's trip voltages with power supply. The frequency of the 
VCO is determined by 
which is independent of trip and reference voltages VCp+ 
and Vcp. The transconductance g,( ) of the OTA is tuned 
simultaneously with slave OTAs (forming the core of the 
IC) by the voltage from the phase detectodloop filter block. 
7 Conclusions 
A fully differential two-input CMOS OTA suitable for 
high-frequency analogue filter applications has been pre- 
sented. The use of the two-input OTA in filter design has 
been illustrated, which significantly reduces the number of 
active elements and simplifies the structure. A tuning 
scheme has also been discussed. Simulation results have 
shown good performance of the developed CMOS OTA 
and its filtering applications in megahertz range. The pro- 
posed OTA can be easily expanded to have more differen- 
tial inputs simply by adding more cross-coupled stages 
M 1x-M4x connected in parallel with existing ones. 
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